Quasonix

RECEIVER PINOUT CODE C37-00

Connector: Male MDM-37

1	19
000000000000000000000000000000000000000	
20	37

Pin	Function	Description		
1	High Speed DAC B	+/- 5V, 35 MHz		
2	High Speed DAC A	+/- 5V, 35 MHz		
3	High Speed DAC C	+/- 5V, 35 MHz		
4	DAC Ground	Analog output (GND)		
5	AM Out	+/- 5V, 50 kHz		
6	Low Speed DAC A	+/- 5V, 50 kHz		
7	DC Power In	Primary 28 VDC power to module		
8	DC Power Return	Primary power return, 2 amps maximum; Internally tied to pins 9, 12, and 27		
9	DC Power Return	Primary power return, 2 amps maximum; Internally tied to pins 8, 12, and 27		
10	Differential Clock Positive	Primary TTL clock output, Clock+ for RS-422 output		
11	Differential Data Positive	Primary TTL clock output, Data+ for RS-422 output		
12	Serial Control Ground	Ground return for RS-232 control lines; Internally tied to pins 8, 9, and 27		
13	Lock Detect	LVTTL lock detector output for all modes		
14	Serial Control Reply from Receiver	RS-232 responses to host controller		
15	Differential Clock B Positive	Secondary TTL clock output, Clock+ for RS-422 output		
16	Differential Data B Positive	Secondary TTL clock output, Data+ for RS-422 output		
17	Differential Clock C Positive	Tertiary TTL clock output, Clock+ for RS-422 output		
18	Differential Data C Positive	Tertiary TTL clock output, Data+ for RS-422 output		
19	No Connection	Factory use only – Do Not Connect		
20	DAC Ground	Analog output (GND)		
21	DAC Ground	Analog output (GND)		
22	High Speed DAC D	+/- 5V, 35 MHz		

No part of the document may be circulated, quoted, or reproduced for distribution without prior written approval from Quasonix, Inc.

Quasonix

Pin	Function	Description		
23	Low Speed DAC B	+/- 5V, 50 kHz		
24	DAC Ground	Analog output (GND)		
25	RSSI	Received Signal Strength Indication (0 to 5 VDC or 0 to -5 VDC)		
26	DC Power In	Primary 28 VDC power to module		
27	DC Power Return	Primary power return, 2 amps maximum; Internally tied to pins 8, 9, and 12		
28	Power on Reset	Open = Power On, Ground = Power Off (Reset)		
29	Differential Clock Negative	Ground for Primary TTL output, Clock- for RS-422 output		
30	Differential Data Negative	Ground for Primary TTL output, Data- for RS-422 output		
31	Ones Detect	LVTTL signal use for sync time testing		
32	Serial Control Input to Receiver	RS-232 commands from host controller		
33	Differential Clock B Negative	Ground for Secondary TTL output, Clock- for RS-422 output		
34	Differential Data B Negative	Ground for Secondary TTL output, Data- for RS-422 output		
35	Differential Clock C Negative	Ground for Tertiary TTL output, Clock- for RS-422 output		
36	Differential Data C Negative	Ground for Tertiary TTL output, Data- for RS-422 output		
37	No Connection	Factory use only – Do Not Connect		

DRAWING	RX_PC_C37-00_REV A.docx				
REVISION	А				
DRAWN	MRE	DATE	02-11-2025		
VERIFIED	RS	DATE	02-14-2025		
APPROVED	RS	DATE	02-14-2025		

No part of the document may be circulated, quoted, or reproduced for distribution without prior written approval from Quasonix, Inc.